Optimizing layout for paralleling power discrete semiconductor devices
This configuration includes four high-side and four low-side switches connected in parallel to handle rising currents effectively. The gate driver circuit is designed to accommodate either a single stand